Abstract -We describe a concept for circuit protection and fault current limitation in DC power systems based on the use of solid-state power switches. The approach could be useful in the increasingly widespread application of DC power distribution networks. During normal operation the power switch is always "on". During faults, the gate of the solid-state switch is pulse modulated to prevent the circuit current from exceeding a predetermined limit. This lowers the demand on the solid-state switches to withstand and interrupt the fault current and thus makes it possible to use commercially available solid-state switches. The described architecture enables loads in non-faulted parts of the system to ride through the fault current-limiting process unperturbed. Simulations demonstrate the effectiveness of the strategy and a low power prototype validated the simulation model. The interactions between the protection switches and the upstream converters were studied, and the design equations for the circuit parameters are derived. Simulations and experiments demonstrate that the protection circuit provides a fast and potentially maintenance-free protection solution for high power-density DC systems. This technology is especially significant for applications related to spacecraft and shipboard DC power systems. 
Nomenclature

A
= amplitude of triangle carrier D = duty cycle I 0 = full prospective short circuit current I f = fault current I max = preset current threshold i L1 = current through Load1 K = gain S l = rising edge slope S t = falling edge slope T l = rising time T t = falling time V D1 = forward voltage drop of diode D1 V DC = load bus voltage
I. Introduction
n many industrial and commercial electric systems, in spacecraft power systems and More Electric Aircraft power systems, and in future all-electric ships, major parts of the power distribution system may carry direct currents [1] . This emerging trend towards DC distribution is impelled by changing circumstances on both the source and load sides of the network. Electronic loads and variable speed drives on motors prefer to consume DC power [2] . For distributed generation and energy storage, many technologies already produce either dc (electrochemical) or variable frequency ac (flywheel and high-or variable-speed generators) which requires frequency changing and hence a dc link [3, 4, 5] . Putting two dc links into a system (one at the point of the power source, one at the point of load) and trying to produce a high-quality (low harmonic) AC only to feed a rectifier is 1 I difficult, illogical except for the practical considerations of existing circuit protection devices, and wasteful of energy in the duplicative inversion and rectification steps [6] . Essentially every use of power except induction motors now requires conversion of the ac power to dc. Therefore, there is a strong impetus to distribute dc power, consolidating the rectification process into one stage, and reducing the number of cables out to the point of use.
As mentioned in [2] , one of the main challenges in DC distribution systems is protection against faults. It is challenging because 1) interrupting a high DC current (>10 kA) at any speed is extremely difficult, and 2) highspeed interruption is imperative for protecting system resources (cable, the faulted load, the protection circuit itself, and continuity of power to critical non-faulted circuits). The difficulty of interrupting DC currents as compared to AC currents is partly explained by Fig.1 , which shows that a) the current is limited by the circuit impedance, not just its resistance and b) the AC current frequently crosses zero, even during fault conditions, which aids recovery of the interrupting switch. In contrast, the current in a faulted DC system a) rises to a higher value limited only by the circuit resistance, b) without crossing through zero. . Thus the current delivered into a DC fault is both potentially larger and without zero crossings. In the power system of an all-electric ship, considering the high available power and the proximity of loads to generation, the full prospective fault current can reach tens or even hundreds of kA [7] . Also, many critical loads, such as radar, weapon systems, and the Combat Information Center, are adversely affected by, and sensitive to, any voltage sag that might be caused by slow isolation of a fault, with potentially catastrophic consequences. Fast protection for these circuits is extremely important in order to minimize the damage as well as to enable other loads served from the same load center to ride through the protection process unperturbed.
(a) Fault current in AC system (b) Fault current in DC system Fig. 1 Contrast of fault currents in AC and DC systems Traditional arcing-contact mechanical circuit breakers are not suitable for protection of high-power DC systems. First, in DC applications, no natural current zero-crossing exists. While arcs can be interrupted at relatively low voltages, it is difficult to do so at kilovolt levels. Second, mechanical circuit breakers take at least milliseconds to interrupt current, depending on the separation speed of the contacts [8] . Mechanical circuit breakers may thus cause voltage distortions and sags that persist for more than 100 ms, which is unacceptable for some of the aforementioned sensitive loads [9] . To quickly isolate faulted loads and keep the rest of the system from being disturbed, solid-state protection circuits are promising because they have a potential for fast actuation and are potentially maintenancefree.
Some low power solid-state DC circuit breakers have been built using power MOSFET, such as the AMPHION [10] solid-state circuit breaker series rated up to 30V/20A. For high power applications, Virginia Tech has developed an emitter turn-off (ETO) thyristor that can interrupt a 5 kA DC current in 4 microseconds [11] . These products and research results demonstrate that solid-state circuit breakers are feasible and progressing towards applications in high power DC systems. In our research, on the one hand, we are attempting to expand the application of solid-state circuit breakers into very high power-density applications, such as shipboard power systems with tens of KA full prospective fault current [12] . On the other hand, we also intend to extend this research to low-power applications, because full prospective fault current is tens of times higher than the maximum operating current; our design can significantly decrease the required rating of solid-state devices by limiting the fault current.
The protection strategy described here is realized by controlling the gate of the solid-state switches, using pulse width modulation (PWM), to limit the fault current. Paralleled multiple loads, supplied by one converter in a DC distribution architecture, are protected with the proposed protection circuit, so that the loads in non-faulted parts of the system can ride through the fault current-limiting process unperturbed. The proposed protection strategy makes commercially available solid-state switches useable in high-power-density mission-critical shipboard power systems. As an additional effect, the strategy restricts any inrush current caused by the startup of large downstream loads (such as motors or capacitive loads,) in a DC distribution system. Therefore, the implementation of the proposed protection strategy also makes the overall system more reliable.
The protection strategy has been simulated in the Virtual Test Bed (VTB) simulation environment [13] . VTB has unique capabilities to model and simulate. It is a software environment for design, analysis, and virtual prototyping of large-scale multi-disciplinary dynamic systems. In the following sections, the details of the protection strategy including circuit architecture and control method are first introduced. Then, simulation results which demonstrate the functionality of the protection strategy are presented and discussed. Afterward, the choice of circuit parameters are discussed and verified with simulation results. Finally, the simulation results are validated through low power experiments.
II. THE DC DISTRIBUTION SYSTEM ARCHITECTURE AND THE PROTECTION STRATEGY
For convenience, we discuss two protection circuit topologies corresponding to two typical load conditions. The first condition is a converter powering a single load. In this case, the current-limiting technique is integrated into the converter control, such as the current mode control for buck converters. The second condition is a converter supplying multiple loads, shown in Fig. 2 (a) [1] as loads L1 to L25. In this situation, the protection circuitry shown in Fig.2 (b) is used to replace each of the circuit breakers. The capacitor shown in Fig.2 (b) , is necessary to transiently support the load bus voltage. If the length of the power distribution cable is short enough, the converter output filter can serve the purpose, and no additional capacitor is necessary. However, if a long cable is used to get power out to the load then the additional capacitor is necessary. The distributed parameters of the power cable may affect the value of the additional capacitor. The solid-state switch is the main device for current-limiting and fault current interruption. The inductor limits the rate of rise of the fault current, and the freewheeling diode limits di/dt on the inductor when the solid-state switch is turned off. Fig.3 illustrates a portion of a shipboard DC distribution system. The DC power source represents a mediumlevel voltage DC bus. The solid-state switch CS and diode D compose a buck converter, with L0 and C0 as the output filter, that supplies regulated voltage to a load center through a 50m power cable C1. The current through L0 and the voltage across C0 are measured by the current sensor CSR and voltage sensor VSR, respectively, and are used by Buck Controller for control purposes. Two circuits from the load center are shown, having solid-state protection switches S1 and S2 and their accessory components (C1, D1, L1, D2, and L2) which are used to protect the circuitry and loads Load1 and Load2. Inductor L1 limits the rate at which the fault current rises when a fault occurs; L1 may comprise either a discrete device or the cable impedance, and it obviously has some adverse effect on transient load voltage regulation.. D1 functions as a freewheeling diode to reduce di/dt on the inductor when switch S1 is turned off. The functions of D2 and L2 are similar to those of D1 and L1. C1 provides local support of the bus voltage oscillations during switching of the protection switches during a fault. Short Circuit represents a ground fault at the indicated position in the network. Fig.3 A portion of a shipboard DC distribution system As shown in Fig.3 , each solid-state switch is operated to limit fault current through its control. Normally, the protection switch is always in the closed (on) state. Fig.4 shows the control diagram for the solid-state protection switches S1 and S2 when in the current limiting mode.
Gate Ctrl E A I is multiplied by a gain K. The result becomes the reference signal for the PWM circuit that generates the gate signal for the solid-state switch. The operating principle of the PWM block is as follows:
, Where D is the duty cycle of the PWM circuit, E is the amplified difference between the measured current and the current limit, and A is the magnitude of the PWM carrier signal. The above equations can be better interpreted by looking at Fig.5 . The saw tooth waveform is the carrier used in the PWM block. 
III. Simulation Verification
Simulations have been carried out in the VTB environment to demonstrate the effectiveness of the proposed protection strategy, using the same system as shown in Fig 3. Load1 is short-circuited at 0.1s, the short circuit impedance is 0.001 Ω , and the fault ends at 0.15s. The current limit level of the load protection switch S1
is A I 20 max = . Fig.6 shows the current through L 1 , which is the same as the current through the fault. Fault current is restricted to around max I . Fig.7 details the current ripple in Fig.6 during the fault. As shown in Fig.8 , the leading edge of the current ripple is formed when the protection switch S1 is closed to the fault through inductor L1. The slope of the leading edge is proportional to the load bus voltage. The trailing edge of the current ripple is formed when S1 is opened and the current in L1 is freewheeled through diode D1. When I L1 drops below I max , S1 is closed again, and the next ripple cycle begins.
To demonstrate the impact of the protection strategy on the non-faulted parts of the system, the buck converter output voltage and load bus voltage are shown in Fig.9 and Fig.10, respectively. Fig.9 reveals that the output voltage of the buck converter remains unaffected at 800V. Fig.10 establishes that the load bus voltage is kept at 800V with no more than 1% ripple. The ripple detail is given in Fig.11 .
The voltage across protection switch S1 during the fault is depicted in Fig.12 . This voltage is within the range of the load bus voltage. Fig.13 shows the current through buck converter output inductor L 0 , which drops to about half its initial level after Load1 is short-circuited. It should be noted that, although the fault current is at I max and is now larger than the current in Load1 was before the fault occurred, the buck converter output current is actually smaller than the pre-fault current. This phenomenon is explained in the discussion section below. 
Fig.13 Output current of buck converter
The remainder of this section discusses several issues: the characteristics of current and voltage waveforms during the current-limiting process of the protection switch; the value of inductor L 1 and capacitor C 1 in the protection circuit design; and the effect of the protection on non-faulted parts of the system.
The current ripple through the protection switch shown in Fig.7 has a peak-to-peak value of about 0.8A, and a trailing edge much longer than its leading edge. This characteristic can be explained through the following analysis.
The ripple period r T in Fig.7 can be determined by:
T is the length of the leading edge, and t T is the length of the trailing edge. We define S t as the trailing edge slope of the ripple current, and S l is the leading edge slope. Thus, it is evident that:
From inductor L 1 , we have the relation:
During the leading edge,
in which V DC is the load bus voltage, and fault R is the fault resistance.
During the trailing edge,
where R L1 is the resistance of inductor L 1 , and V D1 is the forward voltage drop of diode D 1 .
Thus, we get ( )
and ripple current period r t T T ≈ .
When S1 is closed to the short circuit fault, the current through inductor L 1 rises quickly to exceed I max , which in turn causes the control circuit to immediately open S1. Therefore, the length of the ripple current's leading edge T l is determined by the delay in the control circuit T dctrl plus the switch turn-off time T off , i.e., T l =T dctrl +T off (11) Then we can find the ripple current peak value using 1 1
In the simulation, L 1 =1mH, V V DC 800 = and T l =10 -6 s; therefore, we have
This calculation agrees with the simulation result shown in Fig.7 . Eq. (12) can be used to calculate the inductor value to limit the ripple current within a certain range. We have mentioned that capacitor C1 supports the load bus voltage during a fault. The load bus voltage is shown in Fig.10 with ripple amplitude less than 1% of the constant voltage. If there is no C1, the load bus voltage fluctuates with a peak-to-peak value of over 1500V while the protection switch S1 switches, an event that certainly impacts the performance of paralleled loads. Therefore, C1 is a necessary part of the protection circuit. Fig.14 shows how the maximum voltage oscillations of the load bus vary in accordance with different capacitances for C1, and different lengths of Cable1. The solid line curve is for a 100m Cable1, while the dash-dot line curve is for a 50m Cable1. From Fig.14 , it is evident that in order to obtain the same voltage regulation requirement, a longer cable needs a bigger capacitance. Because a lumped RL model of the cable was used in the simulations, it should be noticed that the distributed capacitance of the cable may vary this conclusion. 
Fig.14 Maximum load bus voltage oscillations vary with the value of C1 changes
Examining the load bus voltage and the buck converter output current reveals that the current-limiting process of the protection switch does not disturb the non-faulted parts of the system. As shown in Fig.10 , the voltage on the load bus is only slightly affected by switching of the protection switch S1, due to the contribution of capacitor C1. Therefore, the other load at the same bus is unperturbed. The equivalent current drawn by the fault through S1, seen from the buck converter side, is actually quite small, as expressed in Fig.13 . After a fault occurs, the current through L 0 decreases to about half of the pre-fault level. In other words, the buck converter only supplies power to Load2. This is because when S1 is switching, the equivalent current on the left side of the switch I f can be calculated as:
since T l represents the time that S1 is closed and T t represents the time that S1 is open. The current-limiting technique in the control of the protection switch makes the system a constant current source for resistive faults. Therefore, according to Eq. (10), when R fault is low, the amount of energy flowing into the fault is not very great. Conversely, it is important to note that in the case of a higher R fault , the energy flowing into the fault will also be high. For safety, a function can be added to the control circuit of the protection switch to turn off the switch after it has been in the current-limiting mode for a certain time, thus terminating energy deposition into the fault.
In light of these facts, we can say that with proper parameter design in the protection circuit, the protection circuit only negligibly impacts other system parts. At the same time, the current-limiting capability of the protection switch can also limit the inrush current caused by transients such as the startup of motor loads or downstream converters. This capability helps to reduce the requirements for upstream power sources during the system integration process and benefits system stability and reliability.
IV. Experimental Validation
A low-power test circuit was built to validate the simulation results, according to the schematic shown in Fig.15 . The top part is the main circuit, which is supplied by a 30V DC power source. A capacitor is used to reduce the load bus voltage oscillation. A MOSFET is the solid-state switch, rated at 60V/12A, and capable of switching at up to 1 MHz. The rest of the circuit consists of the freewheeling diode, the inductor, and two paralleled resistive loads just as in the simulation test bench. The bottom part is the logic circuit to generate the gate control signal for the MOSFET. Fig.16 shows the triangle carrier used for PWM, which is 62.5 kHz. A bolted short-circuit fault is triggered manually just after the inductor L1. In Fig.17 , the top wave is the gate control signal of the MOSFET, the bottom wave is the current through the faulted load branch, which is restricted to about 0.9A; the normal load current is 0.17A, and the full prospective fault current is 8A. Fig.18 shows the MOSFET gate control signal and the load bus voltage oscillations, which are around 20%. This level results primarily from the comparably large resistor we included as cable impedance.
The experiments validate the practicability of the proposed strategy and the experimental results match well with the results predicted by simulation-derived equations. 
V. Conclusion
By integrating the pulse-by-pulse current-limiting technique with a current rate limiting inductance into the DC power distribution system fault currents can be limited within a preset range. This is highly significant for a high power-density shipboard power system, in which the full prospective fault current level is beyond the interruption capability of commercially available solid-state switches. The presented protection circuit architecture is useful for reducing or eliminating the impact on other circuits when protection switches operate in current-limiting as well as fault-isolating processes. The effect of the protection circuit was verified with simulations and experiments. The parameter design in the protection circuit architecture was also discussed. Future work will address the implications of the rate-limiting inductance on load voltage regulation, the effects of distributed cable parameters, and considerations of system stability.
